Introduction
In a MC system the source and destination ports of the cross connect can be across racks. Inter-rack (or cross-rack) timing allows the timing information to be passed across racks for segmentation and re-assembly needs.
The documentation set for this product strives to use bias-free language. For the purposes of this documentation set, bias-free is defined as language that does not imply discrimination based on age, disability, gender, racial identity, ethnic identity, sexual orientation, socioeconomic status, and intersectionality. Exceptions may be present in the documentation due to language that is hardcoded in the user interfaces of the product software, language used based on RFP documentation, or language that is used by a referenced third-party product. Learn more about how Cisco is using Inclusive Language.
This chapter provides the details about inter-rack timing in the Cisco NCS 4000 Series Router.
In a MC system the source and destination ports of the cross connect can be across racks. Inter-rack (or cross-rack) timing allows the timing information to be passed across racks for segmentation and re-assembly needs.
Step 1 |
Verify the inter-rack timing configuration, using command show running-config frequency synchronization Example:
|
||
Step 2 |
Verify FPD Status for Timing-FPGA and ECU-FPGA, using command show hw-module fpd <fpd-name> Example:
|
||
Step 3 |
Verify that all the FPDs on LC are in CURRENT state, using command show hw-module location <LC location> fpd Example:
|
||
Step 4 |
Verify Slice Manager Status for all Active LC VM's, using command show controllers slice-control all location <location>
Example:
|
||
Step 5 |
Verify that there are no TE alarms in the system. Following is the list of TE alarms:
|
||
Step 6 |
Verify TE Port Topology, using the output of command show controllers timing controller te-port Example:
|
||
Step 7 |
Verify Frequency Synchronization Selection Status, using the output of command show frequency synchronization selection Example:
|
||
Step 8 |
Verify the clock data table for the BITS-In or TE interfaces, using the output of command show frequency synchronization clock-interfaces
Example:
|
||
Step 9 |
Verify SYNCE_IN interface status using following substeps: |